August 31, 2019 posted by

This section contains a brief description of the LEON3 SPARC V8 processor implementation developed by Gaisler Research, with an emphasis on information. LEON3 is a synthesizable VHDL model of a bit processor compliant with the SPARC V8 architecture. The processor is highly configurable, and particularly. LEON3 Processor. SPARC V8 instruction set with V8e extensions; Advanced 7- stage pipeline; Hardware multiply, divide and MAC units; High-performance, fully .

Author: Dirisar Zulkimi
Country: Mozambique
Language: English (Spanish)
Genre: Travel
Published (Last): 13 July 2005
Pages: 102
PDF File Size: 13.40 Mb
ePub File Size: 6.73 Mb
ISBN: 434-1-32660-878-6
Downloads: 97545
Price: Free* [*Free Regsitration Required]
Uploader: Faelmaran

The certification processod completed on May 1, It is described in synthesizable VHDL. Currently 5 out of 5 Stars. Only netlist distribution is possible. For industrial and high-rel applications, ports for VxWorks 5. Later processors in the LEON series are used in a wide range of designs and lson3 therefore not as tightly coupled with a standard set of peripherals.

The fault-tolerance is provided at design VHDL level, and does not require an SEU-hard semiconductor process, nor a custom cell library loen3 special back-end tools. It features the following: Up to 16 CPU can be used in a multiprocessing configuration. The NGMP has the following on-chip functions:. The LEON4 processor has the following features: Views Read Edit View history. It is possible to perform source-level symbolic debugging, either on a simulator or using real target hardware.

To maintain correct operation lon3 the presence of SEUs, extensive error detection and error handling functions were needed. LEON has a dual license model: The full source code is available under the GNU GPL license, allowing free and unlimited use for research and education.

The LEON3 processor has the following features:.

While the LEON2 -FT design can be extended and re-used in other designs, its structure does not emphasise re-using parts of the design as building blocks or enable designers to easily incorporate new IP cores in the design. This allows new users to quickly define a suitable custom configuration. Microprocessors are a pricessor component of modern electronics and on-board computers do not escape this rule.


LEON3 Processor | eASIC Corporation

The goals have been to detect and tolerate one error in any register without software intervention, and to suppress effects from Single Event Transient SET errors in combinational logic.

Another objective was to be able to manufacture in a Single event upset SEU tolerant sensitive semiconductor process.

November Learn how and when to remove this template message. This page presents the major microprocessors used or to be used in most European space applications. BCC includes a small run-time with interrupt support and Pthreads library.

This article relies too much on references to primary sources. It is highly configurable, and was designed for embedded applications with the following features on-chip:.

LEON3 32-bit processor core

It is thus possible to instantiate several processor cores in the same design with different configurations. LEON3 is also available under a low-cost commercial license, allowing it to be used in any commercial application to a fraction of the cost of comparable IP cores.

A single cross-compilation tool-chain is provided which is capable of compiling the kernel and applications for any configuration. This section and the subsequent subsections focus on the LEON processors as ldon3 IP cores and summarise the main features of each processor version and the infrastructure with which the processor is packaged, referred to as a LEON distribution. Archived from the original PDF on Airbus Defense and Space.

Branch prediction, leo3 load latency and a 32×32 multiplier results in a performance of 1. More information regarding these porcessor can is available on the Aeroflex Gaisler website. This article is about the family of microprocessors. The configuration tool not only configures the processor, but also other on-chip peripherals such as memory controllers and network interfaces.


Hardware iCE Stratix Virtex. Flip-flops are protected by triple modular redundancy and all internal and external memories are protected by EDAC or parity bits. The model is highly configurable, and particularly suitable for system-on-a-chip SoC designs. The LEON3 template designs can be configured using a graphical tool built on proxessor from the linux kernel.

LEON – Wikipedia

Aeroflex Gaisler – Device: The model is highly configurable, and particularly suitable for system-on-a-chip SoC designs. From Wikipedia, the free encyclopedia.

SnapGear Linux is a full source package, containing kernel, libraries and application code for rapid development of embedded Linux systems. It has been designed for operation in the harsh space environment, and includes functionality to detect and correct single event upset SEU errors in all on-chip RAM memories.

LEON3 Processor

Debugging is generally done using the gdb debugger, and a graphical front-end such as DDD or Eclipse. It is highly configurable, and was designed for embedded applications with the following features on-chip: Retrieved from ” http: Pre-synthesized FPGA programming files are also provided. For other uses, see Leon disambiguation.

LEON3 is also available under a proprietary license, allowing it to be used in proprietary applications. This page was last edited on 23 Decemberat You have already rated this page, you can only rate it once! The NGMP has the following on-chip functions: It features the following:.